Optimized architecture and design of an output-queued CMOS switch chip
نویسندگان
چکیده
Traditional improvements in packet switch architecture aimed at increasing switch performance in terms of utilization, fairness and QoS. This paper focuses on improving architecture to achieve implementation feasibility of terabit aggregate data rates while maintaining such performance. Terabit class shared-memory switch chips are simple in concept but are a challenge to build due to the memory speed requirements and the complexity of wiring needed to connect these memories. Using a property of the combined shared memory and virtual output queuing switch architecture and a property of SRAMs, a new architecture is derived that enables construction of a terabit class switch fabric.
منابع مشابه
A small high-bandwidth ATM switch
The Tiny Tera is an all-CMOS 320 Gbps, input-queued ATM switch suitable for nonATM applications such as the core of an Internet router. The Tiny Tera efficiently supports both unicast and multicast traffic. Instead of using optical switching technology, we achieve a high switching-bandwidth by using less expensive and proven CMOS technology. Because of limitations in memory and interconnectionb...
متن کاملTechnical Report: Efficient Buffering and Scheduling for a Single-Chip Crosspoint-Queued Switch
The single-chip crosspoint-queued (CQ) switch is a compact switching architecture that has all its buffers placed at the crosspoints of input and output lines. Scheduling is also performed inside the switching core, and does not rely on latency-limited communications with input or output line-cards. Compared with other legacy switching architectures, the CQ switch has the advantages of high thr...
متن کامل[Article] Power Control for Crossbar-based Input-Queued Switches
We consider an N×N input-queued switch with a crossbarbased switching fabric implemented on a single chip. The power consumption produced by the crossbar chip and due to the data transfer grows as NR, where R is the maximum bit rate. Thus, at increasing bit rate, power dissipation is becoming more and more challenging, limiting the crossbar scalability for high performance switches. We propose ...
متن کاملA Study on Switch Fabric Architecture in ATM Networks by using VLSI Method
VLSI design and implementation of a new cell-based high-speed multicast switch fabric using the 0.18 mum CMOS technology. Using distributed control, multistage interconnection network structure, and modular design, the multicast balanced gamma (BG) switch features a scalable, high performance architecture for unicast, multicast and combined traffic under both uniform and non-uniform traffic con...
متن کاملOptimized Digital Optical Switch Using Proton Exchanged Lithium Niobate Waveguides
The main emphasis in developing DOS has been on achieving low crosstalk (CT). CT in the order of -30 dB is acceptable in conventional DOS and below that value is hard to achieve. Relatively low drive voltage (or power requirements) is also necessary to optimized DOS. This paper depicts the design of Y-branched digital optical switches (DOS) with optimized on-chip area coverage, reduced driving ...
متن کامل